Samsung M378T5663AZ3-CE6 Datový list

Procházejte online nebo si stáhněte Datový list pro Paměťové moduly Samsung M378T5663AZ3-CE6. Samsung RAM DDR2 2GB, PC667 Uživatelská příručka

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 19
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 0
Rev. 1.1 July 2008
UDIMM
DDR2 SDRAM
1 of 19
DDR2 Unbuffered SDRAM MODULE
240pin Unbuffered Module based on 2Gb A-die
64/72-bit Non-ECC/ECC
68FBGA with Lead-Free and Halogen-Free
(RoHS compliant)
* Samsung Electronics reserves the right to change products or specification without notice.
INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS,
AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE
CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHER-
WISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOL-
OGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT
GUARANTEE OR WARRANTY OF ANY KIND.
1. For updates or additional information about Samsung products, contact your nearest Samsung office.
2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar
applications where Product failure could result in loss of life or personal or physical harm, or any military or
defense application, or any governmental procurement to which special terms or provisions may apply.
Zobrazit stránku 0
1 2 3 4 5 6 ... 18 19

Shrnutí obsahu

Strany 1 - DDR2 Unbuffered SDRAM MODULE

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 1 of 19DDR2 Unbuffered SDRAM MODULE240pin Unbuffered Module based on 2Gb A-die64/72-bit Non-ECC/ECC68FBGA with Lead-

Strany 2

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 10 of 19 Note : There is no specific device VDD supply voltage requirement for SSTL-1.8 compliance. However under al

Strany 3

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 11 of 19 Notes: 1. Input waveform timing is referenced to the input signal crossing through the VIH/IL(AC) level app

Strany 4

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 12 of 19(IDD values are for full operating range of Voltage and Temperature)Symbol Proposed Conditions Units NoteIDD

Strany 5

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 13 of 1912.1 M378T5263AZ(H)3 : 4GB(256Mx8 *16) Module12.2 M391T5263AZ(H)3 : 4GB(256Mx8 *18) ECC Module(TA=0oC, VDD=

Strany 6

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 14 of 19(VDD=1.8V, VDDQ=1.8V, TA=25oC)Note : DM is internally loaded to match DQ and DQS identically.ParameterSymbol

Strany 7

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 15 of 19(Refer to notes for informations related to this table at the component datasheet)Parameter SymbolDDR2-800 D

Strany 8

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 16 of 19Parameter SymbolDDR2-800 DDR2-667UnitsNotesmin max min maxFour Activate Window for 1KB page size products tF

Strany 9

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 17 of 19(Refer to notes for informations related to this table at the component datasheet)Parameter SymbolDDR2-533Un

Strany 10 - DDR2 SDRAM

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 18 of 19Parameter SymbolDDR2-533Units Notesmin maxFour Activate Window for 1KB page size products tFAW 37.5 x nsFour

Strany 11

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 19 of 19Units : MillimetersThe used device is 256M x8 DDR2 SDRAM, FBGA.DDR2 SDRAM Part NO : K4T2G084QA256Mbx8 based

Strany 12

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 2 of 19Table of Contents1.0 DDR2 Unbuffered DIMM Ordering Information ...

Strany 13

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 3 of 19Revision HistoryRevision Month Year History1.0 December 2007 - Initial Release1.1 July 2008 - Applied JED

Strany 14

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 4 of 191.0 DDR2 Unbuffered DIMM Ordering Information2.0 FeaturesNote : 1. “Z” of Part number(12th digit) stands for

Strany 15

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 5 of 19NC = No Connect, RFU = Reserved for Future Use1. The TEST pin is reserved for bus analysis tools and is not c

Strany 16

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 6 of 19NC = No Connect, RFU = Reserved for Future Use1. The TEST pin is reserved for bus analysis tools and is not c

Strany 17

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 7 of 19Symbol Type DescriptionCK0-CK2CK0-CK2InputCK and CK are differential clock inputs. All the SDRAM addr/cntl in

Strany 18

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 8 of 19(Populated as 2 rank of x8 DDR2 SDRAMs)8.1 4GB, 512Mx64 Module - M378T5263AZ(H)38.0 Functional Block Diagram

Strany 19

Rev. 1.1 July 2008UDIMMDDR2 SDRAM 9 of 19(Populated as 2 rank of x8 DDR2 SDRAMs)8.2 4GB, 512Mx72 ECC Module - M391T5263AZ(H)3S0DQS0DQS0DM0DM CS DQS DQ

Komentáře k této Příručce

Žádné komentáře